
library ieee;
use IEEE.std_logic_1164.all;

entity xor2 is
  port ( a, b : in std_logic;
        y     : out std_logic
         );
  end xor2;
        
architecture xor_arch of xor2 is
  begin
    y <= a xor b after 6 ns;
end xor_arch;

